In this paper, the methods to rapidly deploy closed-loop control systems are presented. A flexible real-time embedded platform based on reconfigurable computing technologies is established, on which control blocks consisting of optimized control algorithms are set up. By employing control blocks, a set of tools aiming to shorten the development cycle of embedded control systems are developed. Compare to conventional ways, the tools give controller developers much faster ways to construct required controllers with higher flexibility.
Introduction
The research on methodologies of shortening development cycles of complex systems has been an important area of design automation and was captured more attention in recent years [1] [2] [3] . Although automatic design and implementation are still in an early experimental stage, more and more researchers realize that it is possible to partially implement the design automation to reduce the development time. Furthermore, it has been shown that for a step-wise mechatronic system realization, the structure of the information-processing hardware and software must be closely related to that of the mechanical, hydraulic, and electrical components [1] . It is thus necessary to design a reconfigurable platform enabling the rapid deployment of hardware and software components, on which control systems can be implemented. The organization of this paper is as follows. Section 2 serves the centerpiece of the paper and presents the chip-level optimization methods of control algorithms and provides the designs of control blocks. Section 3 describes a set of software tools used to quickly construct control systems. For an illustration a closed-loop control system called inverted PP 300 rotary inverted pendulum system is provided as test case. A brief conclusion in Sec. 4 is given.
The PP 300 Rotary inverted pendulum
The Rotary Inverted Pendulum is widely used for the study of control algorithms. The apparatus (KRi Inverted Pendulum PP300) used is supplied by Kent Ridge Instruments (Singapore) [4] . The PP300 Rotary Inverted Pendulum consists of three main components as illustrated in Fig. 1 (a) : a short arm, a pendulum rod and a DC servo motor.
The reconfigurable platform
The reconfigurable gate arrays are prefabricated, reprogrammable integrated circuits that can be configured to implement the desired circuitry in a matter of seconds [2, 5] . In recent years, the reconfigurable gate array has evolved from a capacity of thousands of gates to millions of gates to allow the implementation of more complex applications. It has also evolved into fully reconfigurable systems and fast co-processors. The dual characteristics of both of hardware and software make a modular assembly of systems possible. The real-time processing guarantees the high performance of delivered systems. The development board shown in the Fig. 1(b) is designed as an experimental platform together with software tools to demonstrate the concepts of rapid development.
The Rapid Development of a Closed-Loop Control System 327
Closed-loop control systems
Although system functionalities may be differed from control systems to control systems, the control algorithms (PID, MPC, etc.) employed are the core function modules. Furthermore, the development cycles and performance of the systems are also mainly determined by the implementation of those algorithms [6] . When those algorithms are implemented on the reconfigurable hardware, the first issue raised is how to reach high performances of algorithms with limited hardware resources. The second issue raised is how to have a general chip-level design model, in which modules and algorithms can be reconfigured.
Control Blocks

Analogy-to-digital converter
This block is used to obtain the angular position of the pendulum from the potentiometer voltage signal. One conventional 12-bit ADC MCP3201 manufactured by Microchip is employed to interface to the reconfigurable chip. The potentiometer outputs an analog voltage of 0 to 5 V, depending on the position of the pendulum.
Pulse width modulation
This block is used to generate a PWM (Pulse Width Modulation) signal of a required duty cycle.
Encoder
This block aims to monitor the velocity, position and direction of rotation of the pendulum arm. The optical encoder with three channel outputs is employed, in which a change in the angular position is translated into two electrical pulses, producing a pair of square waves with the same frequency, determined by the speed of rotation of the arm, but are 90 degrees out of phase with each other.
Control algorithm optimization
Control algorithms must be optimized in terms of resource usages and computational complexity when they are implemented on chip. The computational burdens mainly come from the computational loads of matrix multiplication; one algorithm is thus proposed to lower the computational complexity by the design of dataflow pipelining and parallel processing of computing units. One computing unit named computing cell, consisting of one accumulator and one multiplier and two data buffers, is defined to execute in each clock cycle one multiplication instruction that two elements from two matrices are multiplied and one addition instruction that the calculated result is added to the previous result that is maintained at the data buffers. For two nxn matrices A and B, there are n computing cells that are paralleling in each clock cycle. If it is assumed that the n is the maximum of three variables: n, m and /, then the computation complexity in the conventional ways is 0(n 3 ). The maximum computation complexity after the proposed algorithm is 0(n 2 -n +1) and then can be deduced asO(« 2 ). For example, if the clock rate is 100 clock cycles/u.s, simulated on the testing platform, the computational delay of the proposed algorithm, for the two 5x5 matrices, is 0.29 (is similar to the theoretical results, while the computational delay of the conventional algorithm is 1.40 (is. It can be seen that the computation speed by the proposed algorithm is almost five times faster than that by the conventional algorithm.
Position control
The control block is employing control algorithms to make position control, for instance, the simple proportional control algorithm:
where e(s) is the position error and y(s) is the position output and K p is the gain.
Speed control
The control block is used to control speed. To achieve steady state error zero, the block must have integral components. There are simple proportional integral (PI) or simple proportional integral derivate (PID). The PI control is accepted for controlling speed, since it is not allowed to optimize the derivative component on one chip for the limited hardware resources, which needs to be further investigated:
There are two choices to optimize the PI algorithm: designing two separate proportional and integral blocks, or, computing r by using the Laplace transform. where Af = l ms, the problem using integral-proportional block approach is the maximum PWM. Although the integral module has min-max parameter, the output of the integral is not PWM and the integral is not max when PWM reaches PWMMAX. Subsequently, the integral accumulator counter continues to increment and this cause inaccuracy for a PI control. If K t is set to 0 to provide simple proportional control, the first approach is the best since both integral and proportional are separate entity. The final speed control uses this approach for PI control. Here, two types of speed control are developed, simple proportional (when K t equals to zero) and simple PI.
Swing up and balance control
The block is used to control swinging up and balance by employing the Astrom control law of energy conservation [7] . In consideration of problems mentioned before, the equation is modified for practical application. The swing and balance control operates in 10 ms sampling time with velocity computed with time constraint. The manipulations in balance control are in terms of radians and 16-bit fixed-point. The constants: K, Ki, K 2 , K 3 and^T 4 [7] include the radian conversion from "pendulum" units. Table 1 shows those constants and their correlation with actual gains values. 
The Rapid Deployment of Control Systems
The control blocks and the chip itself comprise a dynamic platform for designing chiplevel control systems, although the microcontroller-level design has been investigated recently [8] . A high-level synthesis system, consisting of a high-level flow graph and software modules and a compiler system, is thus employed to make developers easily utilize the platform. Developers will be able to choose the suitable modules via the flow graph to generate specific configuration files for control systems. By using the configuration files, a bit-serial circuit that is applicable to a field programmable gate chip or to a field programmable multi-chip module is converted by the compile system from a language representation and will be downloaded to chips to establish control systems.
Inverted pendulum control systems
The A/D converters and encoders are implemented by using the fixed hardware devices. The software modules: PWM, control algorithms, speed control block, position control block, and swing and balance control block are implemented by using the hardware description language -Handel-C language. The high-level flow graph, allowing developers to simulate the program's behavior, but without detailed knowledge, is programmed using a relatively high-level language, rather than a register transfer level language. The intra-connections among software modules are defined by input and output parameters and the configurations of input/output pins of chips that are connected to the fixed hardware devices are dynamically defined. Those configurations are maintained for compilers to generate a bit-serial circuit. The compiler translates the Handel-C codes into register transfer level EDIF codes. Existing synthesis tools -Xilinx Navigator are used to compile this description into configuration data for the hardware.
Conclusion
Reconfigurable computing presents a very different computational paradigm to control system designers as well as control algorithm developers. Therefore, the chip-level optimization of control algorithms and control blocks are investigated and the rapid deployment of control systems is studied. There is much work still to be done, however, since current research on reconfigurable computing is still preliminary.
